

Abstract of CITATION 1.

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2002033660 A

(43) Date of publication of application: 31.01.02

(51) Int. Cl.

H03L 7/099

(21) Application number: 2001161413

(22) Date of filing: 20.04.01

(30) Priority: 20.04.00 US 2000 188901

(71) Applicant: TEXAS INSTR INC <TI>

(72) Inventor: ROBERT B SUTASUZEUSUKII
MAGGIO KENNETH
LEIPOLD DIRK(54) SYSTEM AND METHOD FOR APPLYING
TIME-DITHERING TO TUNING INPUT OF DIGITAL
CONTROLLED OSCILLATOR

COPYRIGHT: (C)2002,JPO

(57) Abstract:

PROBLEM TO BE SOLVED: To obtain a technology to apply time-dithering to a tuning input to an all digitally-controlled oscillator.

SOLUTION: The technology applying time-dithering to a tuning input of an all digitally controlled oscillator DCO utilizes a shift register 1306 and a multiplexer 1308 that minimizes a spurious tone generated by a DCO(Digitally Controlled Oscillator) in response to sigma-delta modulation delay control. The shift register 1306 receiving a high frequency reference resulting from dividing an output signal from the DCO 200 is clocked. The multiplexer 1308 is clocked with a frequency reference synchronously with the output signal of the DCO 200 that is re-clocked. Thus, an output of the multiplexer 1308 is subjected to time-dithering in response to delay control so as to minimize perpetuation caused by switching.

